

apm6989 WiFi 802.11 b/g/n Single System Module

DESCRIPTION

With a small form factor of 9×11×1.55mm (max.), the apm6989 is a full-featured WiFi 802.11b/g/n WiFi single system module that includes support for high linear output power, IEEE 802.11i security, IEEE 802.11e QoS,. By providing SDIO (1-bit, 4-bit) host interface combined with support for Linux operation systems, the apm6989 enables rapid integration of WiFi technology into a variety of host devices. The pre-tested module eliminates the need to create custom WLAN designs, resulting in greatly reduced development risk, costs and time-to-market.

GENERAL FEATURES


- Small footprint: 9×11×1.55 mm (max.)
- IEEE 802.11b/g/n compliant
- Frequency band: 2.4 to 2.472GHz (1 to 13 channels)
- 11b data rates: 1, 2, 5.5, 11 Mbps
- 11g data rates: 6, 9, 12, 18, 24, 36, 48, and 54 Mbps
- 11n data rates: CS0-7, 400/800ns 72.2, 65, 58.5, 57.8, 52, 43.3, 39, 28.9, 26, 21.7, 19.5, 14.4, 13, 7.2, 6.5Mbps
- Modulation: DSSS (CCK, DQPSK, DBPSK) and OFDM (BPSK, QPSK, 16QAM, 64QAM)
- Host interface:
 - SDIO: SDIO 1-bit, SDIO 4-bit, SDIO SPI
- Support for IEEE 802.11e QoS
- Support for IEEE 802.11i advanced security
- Support for WAPI security
- Supports Access Point tethering functionality (Soft AP for Linux and Android)
- Designed for Wi-Fi Direct™
- GSM/GPRS/DCS/PCS/WCDMA/GPS radio non-interference

- EEPROM, LNA, and full RF front end integrated
- Embedded OS supported
- RoHS complaint

APPLICATIONS

- WiFi plug-in modules for non-wireless systems
- Smartphone / PDA / PDA phone / WiFi phone / DSC / DVC with WiFi connectivity
- Printer Server / Multifunctional peripheral with WiFi connectivity
- **Can not support the pins of Bluetooth off co-existence**

APPEARANCE



REVISION HISTORY

Date	Release	Author	Description
29-Dec-15	1.0	Ryan	Initial release

TABLE OF CONTENTS

1 HARDWARE SPECIFICATION 5

1-1 GENERAL SPECIFICATION 5

1-2 BLOCK DIAGRAM 5

1-3 PINOUT 6

1-3-1 PIN ASSIGNMENT 6

1-3-2 PIN DESCRIPTION 7

1-4 WiFi PINS 9

1-4-1 SDIO PINS 9

1-4-2 CSPI PINS 10

1-4-3 DEBUG SPI PINS 10

1-4-4 PIO PINS 10

1-4-5 WP PIN 11

1-4-6 POWER PINS 11

1-5 EXTERNAL VOLTAGE SOURCE 11

1-5-1 WiFi RESET 12

1-6 RECOMMENDED CLOCK CHARACTERISTICS 13

1-7 ELECTRICAL SPECIFICATIONS 13

1-7-1 ABSOLUTE MAXIMUM RATING 13

1-7-2 RECOMMENDED OPERATING CONDITIONS 13

1-8 CURRENT CONSUMPTION 14

1-9 RF SPECIFICATION 15

2 SOFTWARE SPECIFICATION 17

2-1 OS SUPPORT & AVAILABLE DRIVERS 17

2-2 SECURITY FEATURES SUPPORTED 17

2-3 OTHER FEATURES 17

3 MECHANICAL SPECIFICATION 18

3-1 PACKAGE OUTLINE 18

4 ASSEMBLY GUIDELINE 19

4-1 RECOMMENDED MOUNTING PAD DESIGN (TOP VIEW) 19

4-2 RECOMMENDATION FOR STENCIL APERTURE IN SMT PROCESS 19

4-3 BAKING CONDITION RECOMMENDATION BEFORE IR REFLOW 21



4-4 RECOMMENDATION FOR REFLOW PROFILE 21


1 Hardware Specification

1-1 General Specification

WiFi part:


Network Standard	IEEE 802.11b/g/n Compliant
Host Interface	SDIO v2.0: SDIO 1-bit, SDIO 4-bit, SDIO SPI
Frequency Band	Channel 1 to 13
Data Transfer Mode	OFDM & DSSS
Modulation	64QAM (MCS0-7, 400/800ns 72.2, 65, 58.5, 57.8, 52, 43.3, 39, 28.9, 26, 21.7, 19.5, 14.4, 13, 7.2, 6.5Mbps), 64QAM (54, 48Mbps), 16QAM (36, 24Mbps), QPSK (18, 12Mbps), BPSK (9, 6Mbps); CCK (11, 5.5 Mbps), DQPSK (2 Mbps), DBPSK (1Mbps). STBC reception for MCS0-7
Access Method	Ad hoc mode, Infrastructure mode
Media Access Protocol	CSMA/ CA (Carrier Sense Multiple Access with Collision Avoidance)
Antenna	External single antenna support. The output impedance is 50Ω.

1-2 Block Diagram



1-3 Pinout

1-3-1 Pin Assignment



1-3-2 Pin Description

* I/O: Digital Input/Output, I: Digital Input, O: Digital Output, A: Analog, PU: Pull-up, PD: Pull-down

#	Name	I/O	Reset	Supply Domain	Description
3	WL_SPI_MISO	O	PD	WL_VDD_PADS_0_7	Debug SPI data output
4	WL_SPI_CLK	I	PD	WL_VDD_PADS_0_7	Debug SPI clock
5	WL_SPI_MOSI	I	PD	WL_VDD_PADS_0_7	Debug SPI data input
6	WL_SPI_CSn	I	PU	WL_VDD_PADS_0_7	Debug SPI chip select, active low
8	WL_CLK	I	-	-	Clock input for WiFi
9	WL_PIO[9]	I/O	Programmable PU/PD	WL_3V3	Programmable input/output
19	WL_1V8	Power	-	-	Power supply for analogue/digital sections
21	WL_VREG_EN	Power	PD	-	Take high to enable regulator
23	WL_VSDIO	Power	-	-	Host interface digital I/O power supply
24	WL_SD_DAT[2]	I/O	PU	WL_VSDIO	SDIO 4-bit mode: Data line [bit 2] or Read wait (optional) SDIO 1-bit mode: Read Wait (optional) SDIO SPI mode: Reserved
25	WL_SD_CLK	I	PU	WL_VSDIO	SDIO 4-bit mode: Clock SDIO 1-bit mode: Clock CSPI mode : Clock
26	WL_SD_DAT[3]	I/O	PU	WL_VSDIO	SDIO 4-bit mode: Data line [bit 3] SDIO 1-bit mode: Reserved CSPI mode: Card Select
27	WL_SD_DAT[1]	I/O	PU	WL_VSDIO	SDIO 4-bit mode: Data line [bit 1] or interrupt SDIO 1-bit mode: Interrupt CSPI mode : Inerrupt
28	WL_SD_CMD	I	PU	WL_VSDIO	SDIO 4-bit mode: Command/Response SDIO 1-bit mode: Command/Response CSPI mode: Data input
29	WL_SD_DAT[0]	I/O	PU	WL_VSDIO	LSB data bit for SDIO interface. SDIO 4-bit mode: Data line [bit 0] SDIO 1-bit mode: Data line CSPI mode: Data output
30	WL_RESETh	I	PU	WL_RESETB	Reset, active low
31	WL_PIO[12]	I/O	Programmable PU/PD	WL_3V3	Programmable input/output

#	Name	I/O	Reset	Supply Domain	Description
33	WL_PIO[10]	I/O	Programmable PU/PD	WL_3V3	Programmable input/output
34	WL_PIO[11]	I/O	Programmable PU/PD	WL_3V3	Programmable input/output
35	GND	GND	-	-	Ground
38	WL_3V3	Power	-	-	Positive supply for AIO[0]-AIO[3] , PIO[8]-PIO[15], and FEM
40	WL_WP	I	Programmable PU/PD	-	Write protection for internal EEPROM
41	GND	GND	-	-	Ground
42	GND	GND	-	-	Ground
43	GND	GND	-	-	Ground
44	GND	GND	-	-	Ground
47	WL_VDD_PADS_0_7	Power	-	-	Positive supply for Debug SPI, PIO[0]-PIO[7]
52	GND	GND	-	-	Ground
53	ANT	A	-	-	RF input/output
54	GND	GND	-	-	Ground
1	NC	-	-	-	-
2	NC	-	-	-	-
7	NC	-	-	-	-
10	NC	-	-	-	-
11	NC	-	-	-	-
12	NC	-	-	-	-
13	NC	-	-	-	-
14	NC	-	-	-	-
15	NC	-	-	-	-
16	NC	-	-	-	-
17	NC	-	-	-	-
18	NC	-	-	-	-
20	NC	-	-	-	-
22	NC	-	-	-	-
32	NC	-	-	-	-
36	NC	-	-	-	-
37	NC	-	-	-	-

#	Name	I/O	Reset	Supply Domain	Description
39	NC	-	-	-	-
45	NC	-	-	-	-
46	NC	-	-	-	-
48	NC	-	-	-	-
49	NC	-	-	-	-
50	NC	-	-	-	-
51	NC	-	-	-	-
55	NC	-	-	-	-
56	NC	-	-	-	-

※Can not support the pins of Bluetooth off co-existence

All the big pads on the bottom of the module should be tied to ground.

1-4 WiFi Pins

1-4-1 SDIO Pins

apm6989 supports a SDIO device interface that conforms to the industry standard SDIO Full-Speed card specification and allows a host controller using the SDIO bus protocol to access apm6989.

The SDIO bus has weak internal pull up resistors on chip.

SDIO Bus Name	Pin #	Pin Name	Description
DAT3	26	WL_SD_DAT[3]	SDIO 4-bit mode: CD- Data line [bit 3] or card detect SDIO 1-bit mode: CD- Card detect
DAT2	24	WL_SD_DAT[2]	SDIO 4-bit mode: RW- Data line [bit 2] or read wait(optional) SDIO 1-bit mode: RW- Read Wait (optional)
DAT1	27	WL_SD_DAT[1]	SDIO 4-bit mode: IRQ#- Data line [bit 1] or interrupt (optional) SDIO 1-bit mode: IRQ#- Interrupt
DAT0	29	WL_SD_DAT[0]	LSB data bit for SDIO interface. SDIO 4-bit mode: Data line [bit 0] SDIO 1-bit mode: Data line
CMD	28	WL_SD_CMD	SDIO 4-bit mode: Command/Response SDIO 1-bit mode: Command/Response
CLK	25	WL_SD_CLK	SDIO 4-bit mode: Clock SDIO 1-bit mode: Clock

SDIO Bus Name	Pin #	Pin Name	Description
VDDIO	23	WL_VSDIO	Serial I/O VDD

1-4-2 CSPI Pins

While SDIO port is not available on host platform, apm6989 supports a SD-SPI device interface that connects to Synchronous Serial Port (SSP) pins on Marvell PXA platform or the similar interfaces on other host platforms.

The SD-SPI bus has weak internal pull up resistors on chip.

SD-SPI Name	Pin #	Pin Name	Description
CS	26	WL_SD_DAT[3]	Card Select
IRQ	27	WL_SD_DAT[1]	Interrupt
DO	29	WL_SD_DAT[0]	Data output
DI	28	WL_SD_CMD	Data input
SCLK	25	WL_SD_CLK	Clock
VDDIO	23	WL_VSDIO	Serial I/O VDD

1-4-3 Debug SPI Pins

apm6989 has a SPI interface for test and debugging purposes. The lab tools, such as UniTest and UniPSUtil, can communicate with apm6989 WiFi part using the SPI protocol over a connection to an LPT port.

Debug SPI Name	Pin #	Pin Name	Description
MISO	3	WL_SPI_MISO	Debug SPI data output
MOSI	5	WL_SPI_MOSI	Debug SPI data input
CLK	4	WL_SPI_CLK	Debug SPI clock
CSn	6	WL_SPI_CSn	Debug SPI chip select, active low
VDDIO	47	WL_VPADS_0_7	Serial I/O VDD

1-4-4 PIO Pins

The PIO pins are used to implement user defined input and output signals to and from the module such as user-defined I/Os. Each PIO can be independently controlled.

- WL_PIO[1]: External clock request
- Other PIOs: Reserved

1-4-5 WP Pin

WL_WP is write protection for internal EEPROM. The internal EEPROM stores calibration table, MAC address, etc. for WiFi part. When the pin is pulled high, it protects the EEPROM content. If tied to VSS, normal memory read/write operation is enabled.

The WiFi firmware does not incorporate any support for writing to the EEPROM during normal operation. This significantly reduces the risk of spurious writes corrupting the contents of the EEPROM, and means it is not possible to repair any damage that may occur. Hence, it is suggested that keep the pin, WL_WP, permanently pulled high to minimize the risk of data corruption.

1-4-6 Power Pins

The following list shows the pins referenced to WL_VSDIO.

Pin #	Pin name	Pin #	Pin name	Pin #	Pin name
24	WL_SD_DAT[2]	25	WL_SD_CLK	26	WL_SD_DAT[3]
27	WL_SD_DAT[1]	28	WL_SD_CMD	29	WL_SD_DAT[0]

The following list shows the pins referenced to WL_VDD_PADS_0_7.

Pin #	Pin name	Pin #	Pin name	Pin #	Pin name
3	WL_SPI_MISO	4	WL_SPI_CLK	5	WL_SPI_MOSI
6	WL_SPI_CS _n	30	WL_RESET _n		

The following list shows the pins referenced to WL_3V3.

Pin #	Pin name	Pin #	Pin name	Pin #	Pin name
9	WL_PIO[9]	33	WL_PIO[10]	34	WL_PIO[11]
31	WL_PIO[12]				

1-5 External Voltage Source

The external supply rails to apm6989 should have less than 10mV rms noise levels between 0 to 10 MHz. Single

tone frequencies are also to be avoided. Transient response of external regulators used should be $\leq 5\mu s$.

Supply voltage range

1.8V	1.8V +/- 5% (ripple $V_{pp} < 10mV$ rms)
3.3V	3.3V +/- 5% (ripple $V_{pp} < 10mV$ rms)

1-5-1 WiFi Reset

WL_RESETh is an active low reset input that is internally filtered using the internal low frequency clock oscillator to avoid spurious resets. A reset occurs after the signal has been asserted for between 250 and 375 μs . This pin may be tied to WL_VDD_PADS_0_7 if unused; otherwise it should be asserted for at least 1ms to force a reset.

The power supply supervisor monitors WL_VDD_CORE (internal module voltage) to trigger a power-on-reset. This occurs when the supply falls below 1.05V (typical) in normal operation or 0.825V (typical) in deep sleep, and ends when the supply exceeds 1.10V (typical). Glitches of up to 30mV and 2.5 μs duration, which could be caused by large load steps, will not trigger a reset.

Each of the internal processors has its own independent watchdog timer to detect and recover from erroneous software operation. These are typically configured with a timeout of 1.5s, but this may be increased up to a maximum of 64s for reduced power consumption. The watchdogs are enabled at power-on and continue operating while WiFi is in deep sleep.

During all forms of reset most digital I/O pins (including both bidirectional pins and dedicated inputs or outputs) default to high impedance with weak internal pull-downs. The only exceptions are WL_RESETh and WL_SPI_CS which both have pull-ups, and the SDIO/CSPI bus which is on an independent reset domain. The SDIO/CSPI host interface is only fully reset by the WL_RESETh pin or the power supply supervisor; other forms of reset leave the host interface initialized but simply clear the I/O Enable bit for function 1.

Following a reset, WiFi automatically generates safe clocks for internal use. If an external reference clock is connected to WL_CLK then this is assumed to be at the maximum supported frequency, otherwise the PLL free runs at a nominal frequency. In either case the generated clock will be slower than in normal operation, but this is sufficient for safely booting and configuring the IC.

Power-on Reset	Min	Typ	Max	Units
Reset release on WL_VDD_DIG rising (HI)	1.05	-	1.15	V
Reset assert on WL_VDD_DIG falling (LO)	HI-0.060	-	HI-0.045	V
Reset assert on WL_VDD_DIG falling (Sleep mode)	0.80	0.825	0.85	V

1-6 Recommended Clock Characteristics

The external reference clock is applied to the apm6989 WL_CLK input pin. This signal should meet the specifications outlined in the table below.

Supported Parameter		Min	Typ	Max	Unit
Frequency		19.2	26	40	MHz
Frequency tolerance		-20	-	+20	ppm
Duty cycle		40:60	50:50	60:40	%
Edge jitter		-	-	1.6	ps rms
Signal level	AC couple	400	500	750	mV pk-pk

1-7 Electrical Specifications

1-7-1 Absolute Maximum Rating

Symbol	Description	Min.	Max.	Units
T _{ST}	Storage temperature	-30	+85	°C
WL_3V3	Positive supply for AIO[0]-AIO[3], PIO[8]-PIO[15], and FEM	-0.3	+3.6	V
WL_1V8	Power supply for VDD_REG_IN_ANA, VDD_REG_IN_DIG.	-0.3	+2.0	V
WL_VREG_EN	Enable for WiFi linear regulators	-0.4	+2.5	V
WL_VDD_PADS_0_7	Power supply for SPI, EEPROM, RST#, EEPROM and PIO[0]-PIO[7]	-0.3	+3.3	V
WL_VSDIO	Positive supply for SDIO interface	-0.3	+3.6	V

*Absolute maximum ratings indicate limits beyond which damage to the device may occur.

1-7-2 Recommended Operating Conditions

Symbol	Description	Min.	Typ.	Max.	Units
--------	-------------	------	------	------	-------

Symbol	Description	Min.	Typ.	Max.	Units
T _{OP}	Operating temperature	-20	+25	+70	°C
WL_3V3	Positive supply for AIO[0]-AIO[3] , PIO[8]-PIO[15], and FEM	+3.2	+3.3	+3.3	V
WL_1V8	Power supply for VDD_REG_IN_ANA, VDD_REG_IN_DIG.	+1.45	+1.8	+2.0	V
WL_VREG_EN	Enable for WiFi voltage regulators	+1.45	+1.8	+2.0	V
WL_VDD_PADS_0_7	Power supply for SPI, RST#, and PIO[0]-PIO[7]	+1.7	+1.8/+3.3	+3.3	V
WL_VSDIO	Positive supply for SDIO interface	+1.7	+1.8/+3.3	+3.6	V

1-8 Current Consumption

Conditions: WL_1V8= WL_VREG_EN= +1.8V, WL_3V3= WL_VDD_PADS_0_7= WL_VSDIO= +3.3 V, T_{OP}= 25°C

Parameter	Test conditions	Units	Min.	Typ.	Max.
802.11b Current Consumption					
11Mbps transmit@+17dBm	Continuous packet, PSDU length of 1024 Bytes (958us), packet interval 50µs	mA	-	221/ 3V3 120/ 1V8	-
11Mbps receive	-85dBm. Continuous packet, PSDU length of 1024 Bytes, packet interval 50µs	mA	-	10/ 3V3 133/ 1V8	-
802.11g Current Consumption					
54Mbps transmit@+15dBm	Continuous packet, PSDU length of 1024 Bytes (179us), packet interval 117µs	mA	-	123/ 3V3 127/ 1V8	-
54Mbps receive	-70dBm. Continuous packet, PSDU length of 1024 Bytes, packet interval 50µs	mA	-	10/ 3V3 141 /1V8	-
802.11n Current Consumption					
MCS7 transmit@+14.5dBm	Continuous packet, PSDU length of 4096 Bytes	mA	-	120/ 3V3 130/ 1V8	-
MCS7 receive	-68dBm. Continuous packet, PSDU length of 4096 Bytes	mA	-	10/ 3V3 130/ 1V8	-

Parameter	Test conditions	Units	Min.	Typ.	Max.
Listen	Receive but no OFDM/CCK packet in air	mA	-	10/3V3 140/1V8	-
Sleep Current Consumption					
Deep sleep		uA	-	13/3V3 75/1V8	-

1-9 RF Specification

Conditions: WL_1V8= WL_VREG_EN= +1.8V, WL_3V3= WL_VDD_PADS_0_7= WL_VSDIO= +3.3 V, T_{OP}= 25°C

Parameter	Test conditions	Units	Min.	Typ.	Max.
802.11b Transmit					
Operating frequency range		-	Ch 1	-	Ch 13
Transmit output power	1/2/5.5/11Mbps	dBm	15.5	+17	18.5
Center frequency tolerance		ppm	-	+5	-
ACPR: 1 st side lobe power	Pout=+17.0dBm, 1/2/5.5/11Mbps	dBc	-	-42	-
ACPR: 2 nd side lobe power	Pout=+17.0dBm, 1/2/5.5/11Mbps	dBc	-	-58	-
Transmit EVM	11Mbps, Channel 1~13	%	-	8	-
Transmit ramp-up time	10% ~ 90%	μs	-	0.8	-
Transmit ramp-down time	10% ~ 90%	μs	-	1	-
802.11b Receive					
Minimum input level sensitivity	11Mbps CCK, FER<8% at PSDU length of 1024 bytes	dBm	-	-87	-
Maximum input level capability	11Mbps CCK, FER<8% at PSDU length of 1024 bytes	dBm	-	+1	-
802.11g Transmit					
Operating frequency range		-	Ch 1	-	Ch 13
Transmit output power	54Mbps OFDM	dBm	13.5	+15	16.5
Center frequency tolerance	54Mbps OFDM	ppm	-	+5	-
Symbol clock freq. tolerance	54Mbps OFDM	ppm	-	+4	-
Transmit EVM	54Mbps OFDM, Channel 1~13	dB		-25	-
Transmit ramp-up time	10% ~ 90%	μs	-	0.8	-
Transmit ramp-down time	10% ~ 90%	μs	-	1	-
802.11g Receive					



Parameter	Test conditions	Units	Min.	Typ.	Max.
Receive minimum input level sensitivity	54Mbps OFDM, FER<10% at PSDU length of 1024 bytes	dBm	-	-70	-
Receive maximum input level capability	54Mbps OFDM, FER<10% at PSDU length of 1024 bytes	dBm	-	-10	-
802.11n 20MHz Transmit					
Operating frequency range		-	Ch 1	-	Ch 13
Transmit output power	MCS7	dBm	10.5	+12	13.5
Transmit modulation accuracy	MCS7	dB	-	-28	-
Symbol clock frequency tolerance	MSC7	ppm	-	+5	-
Transmit center frequency tolerance	MCS7	ppm	-	+2	-
Spectrum Mask	$f < f_c - 30, f_c + 30 < f$	dBr	-	-49	-
	$f_c - 30 < f < f_c - 20, f_c + 20 < f < f_c + 30$	dBr	-	-42	-
	$f_c - 20 < f < f_c - 11, f_c + 11 < f < f_c + 20$	dBr	-	-31	-
	$f_c - 11 < f < f_c - 9, f_c + 9 < f < f_c + 11$	dBr	-	-15	-
802.11n 20MHz Receive					
Receive minimum input level sensitivity	MCS7 (FER<10% at PSDU length of 1024 bytes)	dBm	-	-68	-
Receive maximum input level capability	MSC7 (FER<10% at PSDU length of 1024 bytes)	dBm	-	-10	-

2 Software Specification

2-1 OS Support & Available Drivers

- SDIO 4-bit
 - Linux 2.4 & 2.6
 - Android
 - RTOS

2-2 Security Features Supported

- Support for IEEE 802.11i security enhancements
 - WEP
 - TKIP
 - AES
 - WPA
 - WPA2
 - WAPI


2-3 Other Features

- Support for IEEE 802.11d transmit power control (Regulatory Domain Support for New Countries)
- Support for IEEE 802.11e (Quality of Service): WMM and WMM Power Save
- Host wakeup signaling


3 Mechanical Specification

Dimension	9×11×1.55 mm (max. height)
Pinout	56
Weight	
Antenna	External antenna support (Pin 53)

3-1 Package Outline



<TOP VIEW>




<BOTTOM VIEW>

Unit:mm

Symbol	Min	Nor	Max
D	10.9	11	11.1
E	8.9	9	9.1
A	-	1.3	1.55
A1	-	0.35	0.45
m1	1.43	1.53	1.63
n1	3.44	3.54	3.64
m2	1	1.1	1.2
n2	0.6	0.7	0.8
m3	6.72	6.82	6.92
n3	3.22	3.32	3.42
e1	-	0.6	-

Symbol	Min	Nor	Max
D1	0.34	0.4	0.46
E1	0.34	0.4	0.46
L	0.39	0.45	0.51
L1	0.5	0.6	0.7
b	0.34	0.4	0.46
S1	0.15	0.2	0.25
S2	0.15	0.2	0.25
S3	9.83	9.93	10.03
S4	9.9	10	10.1
S5	7.9	8	8.1
e2	-	0.6	-




<SIDE VIEW>

4 Assembly Guideline

4-1 Recommended Mounting Pad Design (Top View)

The following figure illustrates the recommended mounting pad design for apm6989.



TOP VIEW (mm)


4-2 Recommendation for Stencil Aperture in SMT Process

Please follow general QFN stencil design guideline. Some rules of thumb are highlighted below.

- The LGA pads should NOT be flooded over with copper, they should be connected into the plane with a track width of approx 50% of the pad width, this will mean more heat will be available at the joint. Track lengths should obviously be minimized, we would generally use about 0.3mm on external layers.

- The solder paste pattern for the internal Tab pads could be split into 4 smaller segments for the 2 large pads, and 2 smaller segments for the smaller pads, this should have the effect of preventing the paste from pooling into one area, and hence minimize the likelihood of the pads being held away from each other. We use a rule of thumb of 50% solder paste area in relation to Tab copper area (this only applies to tab pads under the device – not the signal pads).
- The thickness of the solder paste stencil has implications on solder joint quality as well, we do not have the knowledge on what stencil should be specified.
- Ensure they are using a good appropriate flux, and the correct reflow profile for unleaded (basically +20C above leaded) which is also uniform in nature.

Violating the basic rules might cause problems. For example, if the stencil apertures of the internal ground planes are improperly big, they would hold more solders in SMT process and may cause the module peripheral pads un-contacted to the main board. To improve this situation, apmcomm suggests the stencil opening shown as follows.



Stencil Aperture (Top View)

4-3 Baking condition recommendation before IR reflow


Baking condition for apm6989 module:

- I: 125°C/4 hrs baking is necessary for apm6989 module before SMT process. After baking treatment the modules can be stored in the environment under 30°C and 60% RH for 168 hrs. If the storage time is over 168 hrs, the modules need to be re-baked using the same condition again.
- II: In the event that the sealed bag is damaged on receipt of the modules, the baking condition should be changed to 125°C/8 hrs.

4-4 Recommendation for Reflow Profile

Maximum reflow temperature is 250°C.

Preheat ramp-up rate	125°C to 180°C 1 to 3°C /sec.
Peak temperature	250°C max.
Temperature maintained above 217°C	30 ~ 90 sec.
Cooling ramp-down rate	<2°C/sec.
Maximum number of reflow cycles	≤3



Heating/Cooling Speed			Pre-Heating		Heating	
ΔT1	ΔT2	ΔT3	T _{p1} -T _{p2}	t _{pre}	T _{Max}	t _{p3}
1 to 3°C /sec.	1 to 3°C /sec.	< 2°C /sec.	125 ~ 180°C	30 ~ 90 sec.	250°C max.	30 ~ 90 sec.